

UNCLASSIFIED

NL

108

END  
DATE  
FILMED  
81-2  
DTIC

AD A092099

FTD-ID(RS)T-1228-80

2

FOREIGN TECHNOLOGY DIVISION



WAYS FOR PROVIDING A HIGH-SPEED ANALOG-TO-DIGITAL  
CONVERTER WITH WIDE DYNAMIC RANGE

by

L. A. Dybitskiy, B. I. Shvetskiy, Yu. V. Yuzevich



NOV 25 1980

Approved for public release;  
distribution unlimited.



8011 25 77

DOC FILE 1024

# **EDITED TRANSLATION**

FTD-ID(RS)T-1228-80

20 Oct 1980

MICROFICHE NR: FTD-80-C-001074

WAYS FOR PROVIDING A HIGH-SPEED ANALOG-TO-DIGITAL  
CONVERTER WITH WIDE DYNAMIC RANGE

By L. A. Dybitskiy, B. I. Shvetskiy  
Yu. V. Yuzevich

English pages: 4

Edited trans. of

Source: Regional'nyy Nauchno-Tekhnicheskiy  
Seminar po Statisticheskomu Analizu,  
Modelirovaniyu i Avtomatizatsii Kontrolya  
Ob'yektov s Konstruktivno Slozhnoy  
Strukturoy, No. 6, Taranog, 1972,  
pp. 86-90 (USSR) nb 86-90

Country of origin: USSR 1972, by  
Translated by: SSgt John S. Fizher,  
Requester: USAMICOM  
Approved for public release; distribution  
unlimited.

12/7

THIS TRANSLATION IS A RENDITION OF THE ORIGINAL FOREIGN TEXT WITHOUT ANY ANALYTICAL OR EDITORIAL COMMENT. STATEMENTS OR THEORIES ADVOCATED OR IMPLIED ARE THOSE OF THE SOURCE AND DO NOT NECESSARILY REFLECT THE POSITION OR OPINION OF THE FOREIGN TECHNOLOGY DIVISION.

PREPARED BY:

TRANSLATION DIVISION  
FOREIGN TECHNOLOGY DIVISION  
WP.AFB, OHIO.

FTD -ID(RS)T-1228-80

Date 20 Oct 1980

141600 f/m

Accession For	
NTIS	
DTIC TAB	
Unannounced	
Justification	
By	
Distribution	
Availability	
Dist	
A	

# U. S. BOARD ON GEOGRAPHIC NAMES TRANSLITERATION SYSTEM

Block	Italic	Transliteration	Block	Italic	Transliteration
А а	<i>А а</i>	A, a	Р р	<i>Р р</i>	R, r
Б б	<i>Б б</i>	B, b	С с	<i>С с</i>	S, s
В в	<i>В в</i>	V, v	Т т	<i>Т т</i>	T, t
Г г	<i>Г г</i>	G, g	У у	<i>У у</i>	U, u
Д д	<i>Д д</i>	D, d	Ф ф	<i>Ф ф</i>	F, f
Е е	<i>Е е</i>	Ye, ye; E, e*	Х х	<i>Х х</i>	Kh, kh
Ж ж	<i>Ж ж</i>	Zh, zh	Ц ц	<i>Ц ц</i>	Ts, ts
З з	<i>З з</i>	Z, z	Ч ч	<i>Ч ч</i>	Ch, ch
И и	<i>И и</i>	I, i	Ш ш	<i>Ш ш</i>	Sh, sh
Й й	<i>Й й</i>	Y, y	Щ щ	<i>Щ щ</i>	Shch, snch
К к	<i>К к</i>	K, k	Ъ ъ	<i>Ъ ъ</i>	"
Л л	<i>Л л</i>	L, l	Ы ы	<i>Ы ы</i>	Y, y
М м	<i>М м</i>	M, m	Ь ь	<i>Ь ь</i>	'
Н н	<i>Н н</i>	N, n	Э э	<i>Э э</i>	E, e
О о	<i>О о</i>	O, o	Ю ю	<i>Ю ю</i>	Yu, yu
П п	<i>П п</i>	P, p	Я я	<i>Я я</i>	Ya, ya

\*ye initially, after vowels, and after ъ, ы; e elsewhere.  
When written as ё in Russian, transliterate as yě or ë.

## RUSSIAN AND ENGLISH TRIGONOMETRIC FUNCTIONS

Russian	English	Russian	English	Russian	English
sin	sin	sh	sinh	arc sh	sin <sup>-1</sup>
cos	cos	ch	cosh	arc ch	cos <sup>-1</sup>
tg	tan	th	tanh	arc th	tan <sup>-1</sup>
ctg	cot	cth	coth	arc cth	coth <sup>-1</sup>
sec	sec	sch	sech	arc sch	sech <sup>-1</sup>
cosec	csc	csch	csch	arc csch	csch <sup>-1</sup>

Russian	English
rot	curl
lg	log

## WAYS FOR PROVIDING A HIGH-SPEED ANALOG-TO-DIGITAL CONVERTER WITH WIDE DYNAMIC RANGE

L. A. Dybitskiy, B. I. Shvetskiy, Yu. V. Yuzevich

The problem of providing a large dynamic range in conjunction with a high operating speed and the necessity to process signals of sufficiently high frequency in an ATsP [analog-to-digital converter] is becoming extremely urgent.

Questions of realizing an ATsP which provides the conversion of signals in a band of frequencies from 0 to 100 kHz which corresponds to a rate of change of up to  $10^7$  V/s within the dynamic range of 80 dB (1 mV-10 V in both polarities) with a five-microsecond conversion time and an error of about 1% are examined below. It is advisable to accomplish the device's realization in accordance with the block-diagram presented in Fig. 1.

The device consists of two parts: an input unit and an encoding converter. The input unit contains a number of scaling amplifiers (1). The encoding converter includes the comparison circuits (2), a logical channel-selection device (3), a commutator for analog signals (4), a high-speed time-pulse ATsP with a narrow dynamic range (5), and a timer which determines the interaction order of the units.




Fig. 1.

KEY: (1) Input unit; (2) Encoding converter; (3) Input; (4) Output.

The scaling amplifiers are controlled by pulses which enter from the timer. The amplification factors of these amplifiers are interconnected by the corresponding scale factors. The storage of the voltage's instantaneous values for the time necessary to convert analog quantities into digital is conducted upon completion of the pulse which arrives from the timer. The voltage arrives at the comparison circuits and the commutator from the amplifiers' outputs. Signals from the comparison circuits control the channel-selection device's operation and determine the signal's arrival from the channel-selection device to the corresponding commutator key according to the pulse from the timer. While being closed the key connects that one of the amplifiers' outputs in which the voltage is the greatest and is within the limits of the ATsP's dynamic range to the input of the time-pulse ATsP. The ATsP accomplishes the conversion

of voltage into a code and a multiplication of the results by a weighting factor which conforms to the selected output-channel.

The selection of the structure and scheme of the units is conducted on the basis of the following considerations.

The scaling amplifier. Its preamplification is necessary in order to convert the input signal at the minimum level of 1 mV. A realization of high-precision amplifiers for the signal with the parameters listed above in contemporary elements requires redundancy in equipment and is solved in the device by the network of amplifiers whose amplification factors are connected by the corresponding scale (Fig. 1).

The task of picking up a signal to the converter is complex. In order to eliminate a dynamic error during quantization a special pick-up scheme - the voltage clamp is used in the device: pre-amplification - a key with a capacitor store - output amplifier - feedback (Fig. 2). This scheme allows the influence of time of pick-up on the precision of the conversion to be eliminated, and a large dynamic range of read voltages to be provided when the pick-up precision is high and the drift of voltage at the output is small as well as to achieve high load characteristic.




Fig. 2.

KEY: (1) Input; (2) Output.

When the switch is closed the circuit is an operating amplifier. That characteristic allows the functions of scalable amplifiers and clamps in some units to be combined in the instrument the equipment to be substantially reduced, and the precision of the unit to be increased.

The pulse-time converter. The selection of the structure of the converter is determined first of all by the little time allotted to conversion and equals three  $\mu$ s. In the course of the first 0.5  $\mu$ s a set-up of the corresponding output - channel is completed by a method of direct comparison (units 2 in Fig. 1). For the remaining 2.5  $\mu$ s the voltage is converted into code by the pulse-time method. The pulse-time method in this case may be considered most optimum. A representation of data at the output of the coding converter is accomplished in a 4-digit binary-decimal code. Such a representation substantially hampers the construction of a high-frequency counter because it requires the use of feedback which reduced the speed of operation [1]. A special structure which provides the counting pulses following with a high frequency and the representation of their number in a binary-decimal code [2] is used in this device. The counter here is purely binary.

#### BIBLIOGRAPHY

1. Г л у н к о в В.М. Счетно-цифровые автоматы. М., Связь, 1962.
2. Д у б и н и н И.А. Асинхронное десятичное устройство. Авт. свид. в 241127.